Hardware in Loop implementation and analysis of a neural augmented fault tolerant flight controller for a high performance dynamic fighter aircraft model on a target digital signal processor
Author | |
---|---|
Keywords | |
Abstract |
The high performance fighter aircraft achieves a high angle of attack (up to 90°) and superb maneuverability because of the presence of leading edge flaps. In this paper we make an attempt to achieve reconfigurable control of this high performance fighter aircraft during auto-landing[1], using Extended Minimal Resource Allocating Network (EMRAN) augmented controller [2] with additional faults and validate the same through software simulation using MATLAB® Simulink® and also hardware implementation of the controller on a target Digital Signal Processor (DSP) using Hardware-in-the-loop simulation technique. A high fidelity aircraft model [1] with seven control surfaces, including leading edge flaps (LEF) in comparison to the low fidelity model that employs only five control surfaces is employed in the simulation as well as hardware implementation. Also while reconfiguring the aircraft model will be made dynamic where in multiple faults can occur at different instances. ©2009 IEEE. |
Year of Conference |
2009
|
Conference Name |
IEEE Region 10 Annual International Conference, Proceedings/TENCON
|
Number of Pages |
5396191+
|
ISBN Number |
978-142444547-9 (ISBN)
|
DOI |
10.1109/TENCON.2009.5396191
|
Conference Proceedings
|
|
Download citation | |
Cits |
1
|