Modeling of Source Pocket Engineered PNPN Tunnel FET on High-K Buried Oxide (H-BOX) Substrate for Improved ON Current

In this paper, an analytical model has been developed for a single gate tunnel FET, introduced with a highly doped pocket in the vicinity of the source-channel junction and the bottom oxide layer being distributed between SiO2 and a high-k material such as HfO2. Introduction of the pocket region modifies the energy band diagram of the device thereby augmenting the electron tunneling from the source valence band to the channel conduction band in the band to band tunneling (BTBT) process of conduction. The proposed model results into an improvement in the surface potential, electric field profile and finally in the on state current Ion. Comparison of surface potential, electric fields for various Vgs has been made. Comparisons of the surface potential for various pocket widths, with and without the pocket & with & without the high-k dielectric material have also been made to show improvements in the proposed structure. Finally, drain current is computed and a comparison is made with & without the high-k dielectric material used in buried oxide. © 2022, The Author(s), under exclusive licence to Springer Nature B.V.